Now hiring

Mask Layout Design Engineer @ Quest Global

Santa Clara, California, USOnsiteFull-time
Apply with ResuMinder

Opens on the employer's site

About this role

Job Requirements

Quest Global delivers world-class end-to-end engineering solutions by leveraging our deep industry knowledge and digital expertise. By bringing together technologies and industries, alongside the contributions of diverse individuals and their areas of expertise, we are able to solve problems better, faster. This multi-dimensional approach enables us to solve the most critical and large-scale challenges across the aerospace & defense, automotive, energy, hi-tech, healthcare, medical devices, rail and semiconductor industries.

We are looking for humble geniuses, who believe that engineering has the potential to make the impossible possible; innovators, who are not only inspired by technology and innovation, but also perpetually driven to design, develop, and test as a trusted partner for Fortune 500 customers. As a team of remarkably diverse engineers, we recognize that what we are really engineering is a brighter future for us all. If you want to contribute to meaningful work and be part of an organization that truly believes when you win, we all win, and when you fail, we all learn, then we’re eager to hear from you. The achievers and courageous challenge-crushers we seek, have the following characteristics and skills

Are you a Mask Layout Design Engineer who is seeking an outstanding opportunity? We are looking for a Senior Mask Layout Design Engineer – someone who is excited to join a growing group of diverse individuals responsible for handling high-speed mixed-signal circuit designs!

What you'll be doing

  • The role entails working collaboratively and multi-functionally with a multi-disciplinary team of Circuit designers and mask designers.
  • Perform physical layout for digital and mixed-signal functions like clock generators, op-amps, sensors, security circuits, power delivery circuits in state-of-the-art sub-micron CMOS technologies using Cadence tools
  • You'll work with ASIC and mixed-signal engineers to customize designs for integration in VLSI products.
  • Job duties will include floor planning, custom layout and verifying against design rules and schematics.
  • Fill, post-processing, DRC mitigation, and foundry interactions

What we need to see

  • BS in Electrical Engineering (or equivalent experience)
  • At least 5+ years of hands-on layout design experience
  • Deep understanding of analog circuit layout concepts in submicron CMOS technologies. Validated experience with Cadence custom circuit design tools - particularly virtuoso
  • Experience running and debugging DRC and LVS with verification tools such as Dracula, Hercules, Calibre
  • Leadership experience mentoring and assisting junior mask designers, implementing standard processes for the team, and keeping checklists for optimal layout design.
  • Communicate with diverse team of mask designers across geographies and timezones.
  • Ability to work optimally in a team, good interpersonal skills and positive energy.
  • Proficiency in scripting languages like perl, python, skill etc. is a plus.
  • Knowledge of layout automation is a definite plus.

Work Experience

  • Pay Range : $140k - $220K
  • Work Requirement:

This role is considered an on-site position located in Santa Clara , CA

  • You must be able to commute to and from the location with your own transportation arrangements to meet the required working hours.

Skills

analog circuit layoutcmos technologiescadence custom circuit design toolsdrc mitigationlvs verificationdraculaherculesintegrated circuit designverilogphysical designvery large scale integration (vlsi)synopsys primetimedesign rule checkingclock constraint specification languageanalog circuits

Ready to apply?

Install the ResuMinder extension and we'll auto-fill the application in seconds — no rewriting.

See how your CV scores