About this role
<div class="SCXW164998223 BCX8"> <div class="OutlineElement Ltr SCXW164998223 BCX8"> <p style="margin:0.0in;line-height:normal;font-size:11.0pt;font-family:Calibri, sans-serif"><span style="font-size:14.0pt"><strong><em><span style="font-family:Verdana, sans-serif;color:black">Job Title: </span></em></strong><strong><span style="font-family:Verdana, sans-serif;color:black">Lead, Digital Design Engineer</span></strong></span></p> <p style="margin:0.0in;line-height:normal;font-size:11.0pt;font-family:Calibri, sans-serif"><span style="font-size:14.0pt"><strong><em><span style="font-family:Verdana, sans-serif;color:black">Job Code: 38427</span></em></strong></span></p> <p style="margin:0.0in;line-height:normal;font-size:11.0pt;font-family:Calibri, sans-serif"><strong style="font-size:14.0pt"><em><span style="font-family:Verdana, sans-serif;color:black">Job Location: </span></em></strong><strong style="font-size:14.0pt"><span style="font-family:Verdana, sans-serif;color:black">Londonderry, NH</span></strong></p> <p style="margin:0.0in;line-height:normal;font-size:11.0pt;font-family:Calibri, sans-serif"><span style="font-size:14.0pt"><strong><em><span style="font-family:Verdana, sans-serif;color:black">Job Schedule: </span></em></strong><strong><span style="font-family:Verdana, sans-serif;color:black">9/80; Employees work 9 out of every 14 days – totaling 80 hours worked – and have every other Friday off </span></strong></span></p> <p style="margin:0.0in;line-height:normal;font-size:11.0pt;font-family:Calibri, sans-serif"> </p> <p style="line-height:normal;margin:0.0in 0.0in 8.0pt;font-size:11.0pt;font-family:Calibri, sans-serif"><span style="font-size:14.0pt"><strong><span style="font-family:Verdana, sans-serif;color:black">Job Description:</span></strong></span></p> <p style="line-height:normal;margin:0.0in 0.0in 8.0pt;font-size:11.0pt;font-family:Calibri, sans-serif"> </p> <p><span style="font-family:verdana, geneva, sans-serif;font-size:14.0pt">L3Harris Integrated Vision Solutions Londonderry, a leading designer and manufacturer of laser, night vision and electro-optic devices, is seeking a Lead Digital Design (FPGA) Engineer to pursue a career in a fast-paced company where new designs become production reality. As a member of our new product development staff, you will become a recognized contributor with product responsibility for the development of modern military electronic hardware. A variety of mixed signals, microcontrollers, and DSP/FPGA qualifications will be required to bring projects from concept to production.</span></p> <p><span style="font-family:verdana, geneva, sans-serif;font-size:14.0pt">As a Lead Digital Design Engineer, you will be responsible for the complete firmware development lifecycle, leading the firmware development of complex projects from defining firmware requirements through release to production. You will be a key contributor in defining the firmware architecture and designing for efficiency and reuse.</span><br><span style="font-family:verdana, geneva, sans-serif;font-size:14.0pt">This role requires an energetic and motivated individual with strong communication, organization, and technical skills who works well in a multi-disciplinary team.</span></p> <p> </p> <p style="line-height:normal;margin:0.0in 0.0in 8.0pt;font-size:11.0pt;font-family:Calibri, sans-serif"><strong><span style="font-family:Arial, sans-serif;color:black;font-size:14.0pt">Essential Functions:</span></strong></p> <p style="margin:0.0in 0.0in 0.0in 0.0px;line-height:107%;font-size:14.0pt;font-family:Calibri, sans-serif"> </p> <ul style="margin-bottom:0.0in;margin-top:0.0px"> <li style="margin:0.0in 0.0in 8.0pt 0.0px;line-height:107%;font-size:14.0pt;font-family:verdana, geneva, sans-serif"><span style="font-family:verdana, geneva, sans-serif;color:black;font-size:14.0pt">Lead the estimation, planning, and execution of firmware design and development</span></li> <li style="margin:0.0in 0.0in 8.0pt 0.0px;line-height:107%;font-size:14.0pt;font-family:verdana, geneva, sans-serif"><span style="font-family:verdana, geneva, sans-serif;color:black;font-size:14.0pt">Developing FPGA VHDL code for Microchip/Xilinx (AMD)/Altera (Intel)/Other platforms</span></li> <li style="margin:0.0in 0.0in 8.0pt 0.0px;line-height:107%;font-size:14.0pt;font-family:verdana, geneva, sans-serif"><span style="font-family:verdana, geneva, sans-serif;color:black;font-size:14.0pt">Developing top level test benches for simulating and verifying design architecture </span></li> <li style="margin:0.0in 0.0in 8.0pt 0.0px;line-height:107%;font-size:14.0pt;font-family:verdana, geneva, sans-serif"><span style="font-family:verdana, geneva, sans-serif;color:black;font-size:14.0pt">Designing and developing image and video processing algorithms and protocols</span></li> <li style="margin:0.0in 0.0in 8.0pt 0.0px;line-height:107%;font-size:14.0pt;font-family:verdana, geneva, sans-serif"><span style="font-family:verdana, geneva, sans-serif;color:black;font-size:14.0pt">Implementing vendor specific and 3rd party IP</span></li> <li style="margin:0.0in 0.0in 8.0pt 0.0px;line-height:107%;font-size:14.0pt;font-family:verdana, geneva, sans-serif"><span style="font-family:verdana, geneva, sans-serif;color:black;font-size:14.0pt">Translation of system requirements into firmware requirements</span></li> <li style="margin:0.0in 0.0in 8.0pt 0.0px;line-height:107%;font-size:14.0pt;font-family:verdana, geneva, sans-serif"><span style="font-family:verdana, geneva, sans-serif;color:black;font-size:14.0pt">Designing firmware architecture, documenting, and reviewing with peers and stakeholders</span></li> <li style="margin:0.0in 0.0in 8.0pt 0.0px;line-height:107%;font-size:14.0pt;font-family:verdana, geneva, sans-serif"><span style="font-family:verdana, geneva, sans-serif;color:black;font-size:14.0pt">Design, develop, and document hardware / software interfaces</span></li> <li style="margin:0.0in 0.0in 8.0pt 0.0px;line-height:107%;font-size:14.0pt;font-family:verdana, geneva, sans-serif"><span style="font-family:verdana, geneva, sans-serif;color:black;font-size:14.0pt">Lead the post-design support and troubleshooting utilizing appropriate tools including oscilloscopes, logic/spectrum analyzers and other test equipment</span></li> <li style="margin:0.0in 0.0in 8.0pt 0.0px;line-height:107%;font-size:14.0pt;font-family:verdana, geneva, sans-serif"><span style="font-family:verdana, geneva, sans-serif;color:black;font-size:14.0pt">Collaborating with a cross-discipline team of mechanical, optical, software, digital and analog designers</span></li> </ul> <p style="line-height:107%;font-size:14.0pt;font-family:Calibri, sans-serif;margin:0.0in 0.0in 8.0pt 0.0px"> </p> <p style="line-height:normal;margin:0.0in 0.0in 8.0pt;font-size:11.0pt;font-family:Calibri, sans-serif"><span style="font-size:14.0pt"><strong><span style="font-family:Verdana, sans-serif;color:black">Qualifications:</span></strong></span></p> <p style="line-height:normal;margin:0.0in 0.0in 8.0pt;font-size:11.0pt;font-family:Calibri, sans-serif"> </p> <ul style="margin-bottom:12.4pt;margin-top:0.0px"> <li style="margin:0.0in 0.0in 12.4pt 0.0px;line-height:normal;font-size:14.0pt;font-family:verdana, geneva, sans-serif"><span style="font-family:verdana, geneva, sans-serif"><span style="color:black;font-size:14.0pt">Bachelor’s Degree and minimum 9 years of prior relevant experience. Graduate Degree and a minimum of 7 years of prior related experience. In lieu of a degree, minimum of 13 years of prior related experience in Digital Electrical Engineering.</span></span></li> <li style="margin:0.0in 0.0in 12.4pt 0.0px;line-height:normal;font-size:14.0pt;font-family:verdana, geneva, sans-serif"><span style="font-family:verdana, geneva, sans-serif;color:black;font-size:14.0pt">9+ plus years of firmware development experience</span></li> <li style="margin:0.0in 0.0in 12.4pt 0.0px;line-height:normal;font-size:14.0pt;font-family:verdana, geneva, sans-serif"><span style="font-family:verdana, geneva, sans-serif;color:black;font-size:14.0pt">Working experience using VHDL (preferred) or Verilog with a minimum of 8 years proven track record of successful advanced digital designs</span></li> <li style="margin:0.0in 0.0in 12.4pt 0.0px;line-height:normal;font-size:14.0pt;font-family:verdana, geneva, sans-serif"><span style="font-family:verdana, geneva, sans-serif;color:black;font-size:14.0pt">Direct experience interfacing with microcontrollers and/or knowledge of embedded processor implementations</span></li> </ul> <p style="line-height:normal;font-size:14.0pt;font-family:Calibri, sans-serif;margin:0.0in 0.0in 12.4pt 0.0px"> </p> <p style="line-height:normal;margin:0.0in 0.0in 8.0pt;font-size:11.0pt;font-family:Calibri, sans-serif"><span style="font-size:14.0pt"><strong><span style="font-family:Verdana, sans-serif;color:black">Preferred Additional Skills:</span></strong></span></p> <p style="margin:0.0in 0.0in 10.0pt 0.0px;line-height:115%;font-size:14.0pt;font-family:Calibri, sans-serif"> </p> <ul style="margin-bottom:10.0pt;margin-top:0.0px"> <li style="margin:0.0in 0.0in 10.0pt 0.0px;line-height:115%;font-size:14.0pt;font-family:Calibri, sans-serif"><span style="font-family:Arial, sans-serif;color:black;font-size:14.0pt">Bachelors Degree in Digital Electrical Engineering preferred</span></li> <li style="margin:0.0in 0.0in 10.0pt 0.0px;line-height:115%;font-size:14.0pt;font-family:Calibri, sans-serif"><span style="font-family:Arial, sans-serif;color:black;font-size:14.0pt">Expert in digital FPGA design, preferably with video and image processing experience</span></li> <li style="margin:0.0in 0.0in 10.0pt 0.0px;line-height:115%;font-size:14.0pt;font-family:Calibri, sans-serif"><span style="font-family:Arial, sans-serif;color:black;font-size:14.0pt">Experience with high-speed data communication considered a significant plus </span></li> <li style="margin:0.0in 0.0in 10.0pt 0.0px;line-height:115%;font-size:14.0pt;font-family:Calibri, sans-serif"><span style="font-family:Arial, sans-serif;color:black;font-size:14.0pt">Experience with OrCAD, PSpice, Cadence Allegro or equivalent CAD/CAE tools </span></li> <li style="margin:0.0in 0.0in 10.0pt 0.0px;line-height:115%;font-size:14.0pt;font-family:Calibri, sans-serif"><span style="font-family:Arial, sans-serif;color:black;font-size:14.0pt">Proficient with Git and Jira</span></li> <li style="margin:0.0in 0.0in 10.0pt 0.0px;line-height:115%;font-size:14.0pt;font-family:Calibri, sans-serif"><span style="font-family:Arial, sans-serif;color:black;font-size:14.0pt">Experience with Jenkins and DevSecOps tool chains</span></li> <li style="margin:0.0in 0.0in 10.0pt 0.0px;line-height:115%;font-size:14.0pt;font-family:Calibri, sans-serif"><span style="font-family:Arial, sans-serif;color:black;font-size:14.0pt">Experience with DOORS Requirements Management</span></li> <li style="margin:0.0in 0.0in 10.0pt 0.0px;line-height:115%;font-size:14.0pt;font-family:Calibri, sans-serif"><span style="font-family:Arial, sans-serif;color:black;font-size:14.0pt">Proficient at distilling system requirements into firmware requirements</span></li> <li style="margin:0.0in 0.0in 10.0pt 0.0px;line-height:115%;font-size:14.0pt;font-family:Calibri, sans-serif"><span style="font-family:Arial, sans-serif;color:black;font-size:14.0pt">Proficient with firmware configuration management tools. Git preferred</span></li> <li style="margin:0.0in 0.0in 10.0pt 0.0px;line-height:115%;font-size:14.0pt;font-family:Calibri, sans-serif"><span style="font-family:Arial, sans-serif;color:black;font-size:14.0pt">Proficient with ModelSim or equivalent tool to simulate, debug, and verify digital design</span></li> <li style="margin:0.0in 0.0in 10.0pt 0.0px;line-height:115%;font-size:14.0pt;font-family:Calibri, sans-serif"><span style="font-family:Arial, sans-serif;color:black;font-size:14.0pt">Knowledge of design architecture trade-offs for size, weight, power and cost (SWaP-C) preferably for Electro-Optical systems</span></li> </ul> <p style="margin:0.0in 0.0in 8.0pt;line-height:107%;font-size:11.0pt;font-family:Calibri, sans-serif"><span style="font-family:verdana, geneva, sans-serif"> </span></p> <p style="margin:0.0in 0.0in 8.0pt;line-height:107%;font-size:11.0pt;font-family:Calibri, sans-serif"><span style="font-family:verdana, geneva, sans-serif;font-size:14.0pt;color:white"> #LI-CB1</span></p> </div> </div>