About this role
<p><span style="font-family:verdana, geneva, sans-serif;font-size:14.0pt"><strong>Job Title:</strong> Manager, Electrical Engineering</span></p> <p><span style="font-family:verdana, geneva, sans-serif;font-size:14.0pt"><strong>Job Code:</strong> 37552</span></p> <p><span style="font-family:verdana, geneva, sans-serif;font-size:14.0pt"><strong>Job Location:</strong> Cincinnati, OH</span></p> <p><span style="font-family:verdana, geneva, sans-serif;font-size:14.0pt"><strong>Job Schedule:</strong> 4/10: Employees work 10 hour days (Monday - Thursday)</span></p> <p> </p> <p style="line-height:normal;margin:0.0in 0.0in 8.0pt;font-size:11.0pt;font-family:Calibri, sans-serif"><span style="font-family:verdana, geneva, sans-serif;font-size:14.0pt"><strong>Job Description:</strong></span></p> <p style="line-height:normal;margin:0.0in 0.0in 8.0pt;font-size:11.0pt;font-family:Calibri, sans-serif"><span style="font-size:14.0pt;font-family:verdana, geneva, sans-serif">As an Electrical Engineering Manager in the ESAD Group, you will be responsible for managing and developing the Electrical Engineering staff that supports product development and production support. The manager will be responsible for leading and overseeing engineers during requirements development, concept development, detailed design, and product testing. A secondary role of the Electrical Engineering manager will involve supporting direct program work as a Staff-level Electrical Engineer. L3Harris Engineering Managers possess the skills of a top-notch influencer, motivator, and leader who can grow a team of engineers while advancing their own career in a management role and in engineering leadership.</span></p> <p style="line-height:normal;margin:0.0in 0.0in 8.0pt;font-size:11.0pt;font-family:Calibri, sans-serif"><span style="font-family:verdana, geneva, sans-serif;font-size:14.0pt"><strong>Essential Functions:</strong></span></p> <p style="line-height:normal;margin:0.0in 0.0in 8.0pt;font-size:11.0pt;font-family:Calibri, sans-serif"><span style="font-size:14.0pt;font-family:verdana, geneva, sans-serif">Engineering Individual Contributor</span></p> <ul style="margin-bottom:0.0in;margin-top:0.0px" type="disc"> <li style="line-height:normal;margin-top:0.0in;margin-right:0.0in;margin-bottom:8.0pt;font-size:14.0pt;font-family:verdana, geneva, sans-serif"><span style="font-size:14.0pt;font-family:verdana, geneva, sans-serif">Analog and digital design of ruggedized electronics for ordnance applications.</span></li> <li style="line-height:normal;margin-top:0.0in;margin-right:0.0in;margin-bottom:8.0pt;font-size:14.0pt;font-family:verdana, geneva, sans-serif"><span style="font-size:14.0pt;font-family:verdana, geneva, sans-serif">Circuit tolerance analyses using hand calculations and Spice tools</span></li> <li style="line-height:normal;margin-top:0.0in;margin-right:0.0in;margin-bottom:8.0pt;font-size:14.0pt;font-family:verdana, geneva, sans-serif"><span style="font-size:14.0pt;font-family:verdana, geneva, sans-serif">Requirements development, refinement, and compliance.</span></li> <li style="line-height:normal;margin-top:0.0in;margin-right:0.0in;margin-bottom:8.0pt;font-size:14.0pt;font-family:verdana, geneva, sans-serif"><span style="font-size:14.0pt;font-family:verdana, geneva, sans-serif">Generate test plans and test reports related to product performance (Brassboard, Design Verification, Qualification, Firing Properties, etc.)</span></li> <li style="line-height:normal;margin-top:0.0in;margin-right:0.0in;margin-bottom:8.0pt;font-size:14.0pt;font-family:verdana, geneva, sans-serif"><span style="font-size:14.0pt;font-family:verdana, geneva, sans-serif">Lead and direct test activities in all phases of product development cycle.</span></li> <li style="line-height:normal;margin-top:0.0in;margin-right:0.0in;margin-bottom:8.0pt;font-size:14.0pt;font-family:verdana, geneva, sans-serif"><span style="font-size:14.0pt;font-family:verdana, geneva, sans-serif">Lead failure investigations using structured tools (8D, Fishbone, Cause & Effect, etc.).</span></li> <li style="line-height:normal;margin-top:0.0in;margin-right:0.0in;margin-bottom:8.0pt;font-size:14.0pt;font-family:verdana, geneva, sans-serif"><span style="font-size:14.0pt;font-family:verdana, geneva, sans-serif">Generate material for and participate in design reviews for all phases of the product development cycle.</span></li> <li style="line-height:normal;margin-top:0.0in;margin-right:0.0in;margin-bottom:8.0pt;font-size:14.0pt;font-family:verdana, geneva, sans-serif"><span style="font-size:14.0pt;font-family:verdana, geneva, sans-serif">Act as technical interface to internal and external customers.</span></li> <li style="line-height:normal;margin-top:0.0in;margin-right:0.0in;margin-bottom:8.0pt;font-size:14.0pt;font-family:verdana, geneva, sans-serif"><span style="font-size:14.0pt;font-family:verdana, geneva, sans-serif">Provide inputs (material and labor estimates) for Requests for Proposals (RFPs).</span></li> </ul> <p style="line-height:normal;margin:0.0in 0.0in 8.0pt;font-size:11.0pt;font-family:Calibri, sans-serif"><span style="font-size:14.0pt;font-family:verdana, geneva, sans-serif">Management</span></p> <ul style="margin-bottom:0.0in;margin-top:0.0px" type="disc"> <li style="line-height:normal;margin-top:0.0in;margin-right:0.0in;margin-bottom:8.0pt;font-size:14.0pt;font-family:verdana, geneva, sans-serif"><span style="font-size:14.0pt;font-family:verdana, geneva, sans-serif">Define, maintain, and improve the department’s development processes and best practices.</span></li> <li style="line-height:normal;margin-top:0.0in;margin-right:0.0in;margin-bottom:8.0pt;font-size:14.0pt;font-family:verdana, geneva, sans-serif"><span style="font-size:14.0pt;font-family:verdana, geneva, sans-serif">Ensure staff are properly using best practices and the development processes on their assigned programs.</span></li> <li style="line-height:normal;margin-top:0.0in;margin-right:0.0in;margin-bottom:8.0pt;font-size:14.0pt;font-family:verdana, geneva, sans-serif"><span style="font-size:14.0pt;font-family:verdana, geneva, sans-serif">Provide regular labor and resource planning to support programs and activities.</span></li> </ul> <ul style="margin-bottom:0.0in;margin-top:0.0px" type="disc"> <li style="line-height:normal;margin-top:0.0in;margin-right:0.0in;margin-bottom:8.0pt;font-size:14.0pt;font-family:verdana, geneva, sans-serif"><span style="font-size:14.0pt;font-family:verdana, geneva, sans-serif">Actively support all phases of hiring activities for the team</span></li> <li style="line-height:normal;margin-top:0.0in;margin-right:0.0in;margin-bottom:8.0pt;font-size:14.0pt;font-family:verdana, geneva, sans-serif"><span style="font-size:14.0pt;font-family:verdana, geneva, sans-serif">Support management of morale and work to proactively mitigate attrition.</span></li> </ul> <ul style="margin-bottom:0.0in;margin-top:0.0px" type="disc"> <li style="line-height:normal;margin-top:0.0in;margin-right:0.0in;margin-bottom:8.0pt;font-size:14.0pt;font-family:verdana, geneva, sans-serif"><span style="font-size:14.0pt;font-family:verdana, geneva, sans-serif">Support succession planning and identification/development of key talent.</span></li> <li style="line-height:normal;margin-top:0.0in;margin-right:0.0in;margin-bottom:8.0pt;font-size:14.0pt;font-family:verdana, geneva, sans-serif"><span style="font-size:14.0pt;font-family:verdana, geneva, sans-serif">Carry out performance management and goal setting of all direct reports and indirect reports, both formal and informal. Provide meaningful, constructive feedback to ensure the development of each staff member.</span></li> </ul> <ul style="margin-bottom:0.0in;margin-top:0.0px" type="disc"> <li style="line-height:normal;margin-top:0.0in;margin-right:0.0in;margin-bottom:8.0pt;font-size:14.0pt;font-family:verdana, geneva, sans-serif"><span style="font-size:14.0pt;font-family:verdana, geneva, sans-serif">Lead performance improvement plan formulation and execution as needed.</span></li> <li style="line-height:normal;margin-top:0.0in;margin-right:0.0in;margin-bottom:8.0pt;font-size:14.0pt;font-family:verdana, geneva, sans-serif"><span style="font-size:14.0pt;font-family:verdana, geneva, sans-serif">Proactively support reward and recognition activities for the staff members. Develop and submit merit recommendations during the yearly merit review cycle.</span></li> <li style="line-height:normal;margin-top:0.0in;margin-right:0.0in;margin-bottom:8.0pt;font-size:14.0pt;font-family:verdana, geneva, sans-serif"><span style="font-size:14.0pt;font-family:verdana, geneva, sans-serif">Perform conflict resolution between teammates as required.</span></li> <li style="line-height:normal;margin-top:0.0in;margin-right:0.0in;margin-bottom:8.0pt;font-size:14.0pt;font-family:verdana, geneva, sans-serif"><span style="font-size:14.0pt;font-family:verdana, geneva, sans-serif">Take an active role in the professional development of each staff member. May include identification, guidance, and support of formal training, on-the-job training, mentoring, and/or new program assignments.</span></li> </ul> <ul style="margin-bottom:0.0in;margin-top:0.0px" type="disc"> <li style="line-height:normal;margin-top:0.0in;margin-right:0.0in;margin-bottom:8.0pt;font-size:14.0pt;font-family:verdana, geneva, sans-serif"><span style="font-size:14.0pt;font-family:verdana, geneva, sans-serif">Proactively mentor, coach, assist, and/or provide additional help to engineers in the analysis, design, build, integration, test, validation, verification, documentation, and/or maintenance of products.</span></li> <li style="line-height:normal;margin-top:0.0in;margin-right:0.0in;margin-bottom:8.0pt;font-size:14.0pt;font-family:verdana, geneva, sans-serif"><span style="font-size:14.0pt;font-family:verdana, geneva, sans-serif">Foster an individual and team culture of Continuous Improvement (CI)</span></li> </ul> <p style="line-height:normal;margin:0.0in 0.0in 8.0pt;font-size:11.0pt;font-family:Calibri, sans-serif"><span style="font-family:verdana, geneva, sans-serif;font-size:14.0pt"><strong>Qualifications:</strong></span></p> <ul style="margin-bottom:0.0in;margin-top:0.0px" type="disc"> <li style="line-height:normal;margin-top:0.0in;margin-right:0.0in;margin-bottom:8.0pt;font-size:14.0pt;font-family:verdana, geneva, sans-serif"><span style="font-size:14.0pt;font-family:verdana, geneva, sans-serif">Bachelor’s Degree and minimum 9 years prior related experience. Graduate Degree with a minimum of 7 years of prior related experience. In lieu of a degree, minimum of 13 years of prior related experience.</span></li> <li style="line-height:normal;margin-top:0.0in;margin-right:0.0in;margin-bottom:8.0pt;font-size:14.0pt;font-family:verdana, geneva, sans-serif"><span style="font-size:14.0pt;font-family:verdana, geneva, sans-serif">Experience designing with basic analog building blocks including differential amplifiers, op amps, LDOs, filters, and data converters</span></li> <li style="line-height:normal;margin-top:0.0in;margin-right:0.0in;margin-bottom:8.0pt;font-size:14.0pt;font-family:verdana, geneva, sans-serif"><span style="font-size:14.0pt;font-family:verdana, geneva, sans-serif">Experience designing with basic digital building blocks including logic gates, flip flops, timers, and filters</span></li> <li style="line-height:normal;margin-top:0.0in;margin-right:0.0in;margin-bottom:8.0pt;font-size:14.0pt;font-family:verdana, geneva, sans-serif"><span style="font-size:14.0pt;font-family:verdana, geneva, sans-serif">Experience with power supply and power conditioning design</span></li> <li style="line-height:normal;margin-top:0.0in;margin-right:0.0in;margin-bottom:8.0pt;font-size:14.0pt;font-family:verdana, geneva, sans-serif"><span style="font-size:14.0pt;font-family:verdana, geneva, sans-serif">Experience with power conversion concepts (AC/DC, DC/DC, and DC/AC, linear and switching supplies)</span></li> <li style="line-height:normal;margin-top:0.0in;margin-right:0.0in;margin-bottom:8.0pt;font-size:14.0pt;font-family:verdana, geneva, sans-serif"><span style="font-size:14.0pt;font-family:verdana, geneva, sans-serif">Experience with serial communication buses including UART, SPI, and I2C</span></li> <li style="line-height:normal;margin-top:0.0in;margin-right:0.0in;margin-bottom:8.0pt;font-size:14.0pt;font-family:verdana, geneva, sans-serif"><span style="font-size:14.0pt;font-family:verdana, geneva, sans-serif">Experience leading and managing product development teams</span></li> <li style="line-height:normal;margin-top:0.0in;margin-right:0.0in;margin-bottom:8.0pt;font-size:14.0pt;font-family:verdana, geneva, sans-serif"><span style="font-size:14.0pt;font-family:verdana, geneva, sans-serif">Experience with temperature sensors, MEMS accelerometers, differential pressure sensors, and gyros</span></li> <li style="line-height:normal;margin-top:0.0in;margin-right:0.0in;margin-bottom:8.0pt;font-size:14.0pt;font-family:verdana, geneva, sans-serif"><span style="font-size:14.0pt;font-family:verdana, geneva, sans-serif">Experience with general design best practices including EMI suppression, ESD protection, and short circuit protection</span></li> <li style="line-height:normal;margin-top:0.0in;margin-right:0.0in;margin-bottom:8.0pt;font-size:14.0pt;font-family:verdana, geneva, sans-serif"><span style="font-size:14.0pt;font-family:verdana, geneva, sans-serif">Experience with module design including component selection, circuit analysis, circuit design, and layout</span></li> <li style="line-height:normal;margin-top:0.0in;margin-right:0.0in;margin-bottom:8.0pt;font-size:14.0pt;font-family:verdana, geneva, sans-serif"><span style="font-size:14.0pt;font-family:verdana, geneva, sans-serif">Experience troubleshooting using standard lab equipment including oscilloscopes, function generators, and meters</span></li> <li style="line-height:normal;margin-top:0.0in;margin-right:0.0in;margin-bottom:8.0pt;font-size:14.0pt;font-family:verdana, geneva, sans-serif"><span style="font-size:14.0pt;font-family:verdana, geneva, sans-serif">Experience with modeling and simulation utilities including LTSpice and MATLAB/Simulink</span></li> <li style="line-height:normal;margin-top:0.0in;margin-right:0.0in;margin-bottom:8.0pt;font-size:14.0pt;font-family:verdana, geneva, sans-serif"><span style="font-size:14.0pt;font-family:verdana, geneva, sans-serif">Experience with schematic capture and/or board layout utilities including Altium and PADS</span></li> <li style="line-height:normal;margin-top:0.0in;margin-right:0.0in;margin-bottom:8.0pt;font-size:14.0pt;font-family:verdana, geneva, sans-serif"><span style="font-size:14.0pt;font-family:verdana, geneva, sans-serif">Experience leading a large-scale technical project from start to completion with minimal guidance</span></li> <li style="line-height:normal;margin-top:0.0in;margin-right:0.0in;margin-bottom:8.0pt;font-size:14.0pt;font-family:verdana, geneva, sans-serif"><span style="font-size:14.0pt;font-family:verdana, geneva, sans-serif">Experience preparing for and participating in design reviews, both internal and external</span></li> <li style="line-height:normal;margin-top:0.0in;margin-right:0.0in;margin-bottom:8.0pt;font-size:14.0pt;font-family:verdana, geneva, sans-serif"><span style="font-size:14.0pt;font-family:verdana, geneva, sans-serif">Experience creating technical documentation including test plans, test reports, and drawings</span></li> <li style="line-height:normal;margin-top:0.0in;margin-right:0.0in;margin-bottom:8.0pt;font-size:14.0pt;font-family:verdana, geneva, sans-serif"><span style="font-size:14.0pt;font-family:verdana, geneva, sans-serif">Experience with root cause analysis</span></li> </ul> <p style="line-height:normal;margin:0.0in 0.0in 8.0pt;font-size:11.0pt;font-family:Calibri, sans-serif"><span style="font-family:verdana, geneva, sans-serif;font-size:14.0pt"><strong>Preferred Additional Skills:</strong></span></p> <ul style="margin-top:0.0in;margin-bottom:0.0in" type="disc"> <li style="margin-top:0.0in;margin-right:0.0in;margin-bottom:8.0pt;line-height:107%;font-size:14.0pt;font-family:verdana, geneva, sans-serif"><span style="font-size:14.0pt;line-height:107%;font-family:verdana, geneva, sans-serif">BSEE/CompE +11 years of experience, or MSEE/CompE +9 years of experience</span></li> <li style="margin-top:0.0in;margin-right:0.0in;margin-bottom:8.0pt;line-height:107%;font-size:14.0pt;font-family:verdana, geneva, sans-serif"><span style="font-size:14.0pt;line-height:107%;font-family:verdana, geneva, sans-serif">Experience designing Electronic Safety and Arming Devices (ESADs) and Ignition Safety Devices IAW MIL-STD-1316 and MIL-STD-1901A</span></li> <li style="margin-top:0.0in;margin-right:0.0in;margin-bottom:8.0pt;line-height:107%;font-size:14.0pt;font-family:verdana, geneva, sans-serif"><span style="font-size:14.0pt;line-height:107%;font-family:verdana, geneva, sans-serif">Experience with energetic materials interfacing/testing (EFDIs, LEEFIs, Lead Charges, Boosters).</span></li> <li style="margin-top:0.0in;margin-right:0.0in;margin-bottom:8.0pt;line-height:107%;font-size:14.0pt;font-family:verdana, geneva, sans-serif"><span style="font-size:14.0pt;line-height:107%;font-family:verdana, geneva, sans-serif">Experience with design for extreme environments (Vibration, Shock, Temperature, Temperature & Humidity)</span></li> <li style="margin-top:0.0in;margin-right:0.0in;margin-bottom:8.0pt;line-height:107%;font-size:14.0pt;font-family:verdana, geneva, sans-serif"><span style="font-size:14.0pt;line-height:107%;font-family:verdana, geneva, sans-serif">Team Player with excellent communication skills to work effectively across different engineering disciplines.</span></li> <li style="margin-top:0.0in;margin-right:0.0in;margin-bottom:8.0pt;line-height:107%;font-size:14.0pt;font-family:verdana, geneva, sans-serif"><span style="font-size:14.0pt;line-height:107%;font-family:verdana, geneva, sans-serif">Outstanding communication (both verbal and written), collaboration, time management, presentation, and organizational skills</span></li> <li style="margin-top:0.0in;margin-right:0.0in;margin-bottom:8.0pt;line-height:107%;font-size:14.0pt;font-family:verdana, geneva, sans-serif"><span style="font-size:14.0pt;line-height:107%;font-family:verdana, geneva, sans-serif">Able to obtain a Secret clearance </span></li> </ul> <p style="margin:0.0in 0.0in 8.0pt 0.25in;line-height:107%;font-size:11.0pt;font-family:Calibri, sans-serif"> </p> <p style="margin:0.0in;line-height:normal;font-size:11.0pt;font-family:Calibri, sans-serif"><em><span style="font-size:10.5pt;font-family:Verdana, sans-serif"> </span></em></p>