About this role
Join our team as a Senior Lead Engineer - RTL and drive the design and development of advanced RTL for ASIC/SoC. Collaborate globally, mentor junior engineers, and ensure quality through integration, debugging, and technical leadership. Shape the future of SoC design with your expertise in Verilog, SystemVerilog, and SoC architecture.. Category: Semiconductors